ActiveJobs

Foundry Technology Engineer

Cisco · 2 Locations

Full-timeOn-sitePosted 31 July 2026
Apply on Company Site →

Job description

The application window is expected to close on: 08/07/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received. We are seeking an accomplished Engineer to join Cisco’s Component Quality and Technology team (CQT), driving the development and mass production of next-generation Silicon Photonics (SiPh) and Electronic Integrated Circuits (EICs). In this role, you will serve as the primary interface between Cisco engineering and high-volume manufacturing (HVM) foundries, owning end-to-end process integration, device qualification, and bring-up for both photonic and electronic ICs. You will translate design intent into manufacturable, reliable, and testable solutions that power the future of global networking. Key Responsibilities: Foundry Management: Lead the end-to-end PIC and EIC tape-out lifecycle — from device-level design recommendations and PDK engagement through DRC sign-off, process integration, and foundry qualification. Drive bring-up of new process nodes and technology platforms in partnership with internal design and external foundry teams. Process Engineering: Develop, modify, and optimize photonic and electronic process flows across SiPh and CMOS platforms by using CMOS fabrication capabilities. Conceptualize and implement critical process modules with a strong emphasis on design-for-manufacturing (DFM) principles, ensuring robust process windows and high yield from initial integration through HVM ramp. Validation & Testing: Lead the development and validation of optical and electrical Process Control Monitors (PCMs) and automated test plans for passive and active PIC and EIC components, including Si-based modulators and Ge photodetectors. Apply design-for-test (DFT) methodologies to ensure testability is built into the design from tape-out through production. Quality & Yield Optimization: Implement root-cause analysis and Design of Experiments (DOE) to address failure mechanisms in discrete and integrated components. Apply design-for-reliability (DFR) frameworks to anticipate and eliminate failure modes early in the development cycle, and drive qualification. Technical Requirements: PhD or MS in Electrical Engineering, Optics, Photonics, or a related field. 4+ years of validated experience in chip development, foundry management, and process qualification, with demonstrated success in high-volume production environments. Direct experience working with external foundries (e.g., TSMC, GlobalFoundries, Tower, or comparable SiPh foundries) on process bring-up and qualification is helpful. Knowledge in the design-for-manufacturing (DFM), design-for-reliability (DFR), and design-for-test (DFT) principles applied to the fabrication, integration, and characterization of PIC and EIC devices, across the full device lifecycle from early-stage design review through sustained HVM. Hands-on experience with wafer-level testing, lab automation, and bring-up and debugging of photonic and electronic ICs within high-volume production environments. Comfortable owning qualification test plans and interfacing directly with foundry process engineers. Preferred Qualifications: Proficient in IC design tools including Cadence Virtuoso, Synopsys, and layout. Shown ability to lead multi-functional technical teams and run complex vendor/foundry relationships, including process roadmap negotiations and qualification milestone ownership. Familiarity or hands-on experience with near-package optics (NPO) or co-packaged optics (CPO) architectures is a plus. Prior experience in volume manufacturing within a silicon photonics foundry environment. Proficiency with sophisticated simulation tools for photonic and electronic IC design (e.g., ANSYS Lumerical). Demonstrated ability to contribute to and lead projects within matrixed, geographically distributed technical teams. Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada: The starting salary range posted for this position is $154,900.00 to $225,300.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time. U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations) 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next Additional paid time away may be requested to deal with critical or emergency issues for family members Optional 10 paid days per full calendar year to volunteer For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies. Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows: .75% of incentive target for each 1% of revenue attainment up to 50% of quota; 1.5% of incentive target for each 1% of attainment between 50% and 75%; 1% of incentive target for each 1% of attainment between 75% and 100%; and Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation. For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid. The applicable full salary ranges for this position, by specific state, are liste

Verified and listed by ActiveJobs. Applications are made directly on Cisco's own career page — we never sit in the middle.