ASIC Design Verification Engineer, DFT

Job description

Meta is hiring an ASIC Design Verification Engineer specializing in Design for Testability (DFT) within the Infrastructure Silicon organization. We are looking for experienced engineers to develop and verify DFT architectures for custom ASICs and System on Chip (SoC) designs powering Meta's data center infrastructure. In this role, you will drive DFT verification closure across IP, sub-system, and SoC levels, ensuring silicon manufacturability, testability, and quality for first-pass success. You will collaborate closely with Design, DFT Architecture, Emulation, and Post-Silicon Validation teams to develop robust verification environments that validate scan, BIST, JTAG, and other DFT structures using simulation, formal analysis, and emulation-based methodologies.