
Hardware Engineering, Staff Engineer- 19028 Nepean, Canada Category: Engineering Posted: 10/27/2026 Job ID: 19028
Synopsys · Nepean, Canada
Applications are made on Synopsys's own site. We never sit in the middle.
Job description
Search Jobs Find Jobs For Where? Hardware Engineering, Staff Engineer- 19028 Nepean, Ontario, Canada Engineering Employee $122000-$183000 Apply Email LinkedIn X Facebook Overview Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Job Description Date posted 10/27/2026 Category Engineering Hire Type Employee Job ID 19028 Base Salary Range $122000-$183000 Remote Eligible No Date Posted 10/27/2026 We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performan ce silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: A seasoned engineer with experience in DDR/HBM SIPI engineering. You possess a deep understanding of high-speed interface signaling operations, including s-parameters, channel loss, crosstalk, equalization techniques, jitter, and power delivery modeling. Your expertise in signal and power integrity analysis methods, such as eye diagram construction through statistical modeling, return loss, impedance matching, and resonant system analysis, is unmatched. You are proficient in using HFSS and Ansys tools, HSPICE, Raptor, and ADS. You excel at generating and communicating results, findings, conclusions, and recommendation s within a design team and to external customers. Your knowledge in board-level construction and on-chip IO design operation allows you to work seamlessly across multi-site teams, communicating ideas, understanding problems, and finding solutions to create leading-edge designs. As a team player, you communicate clearly and efficiently, leading issues to full closure independently. Your ability to track industry developments through activities at standards committees and memory vendor roadmaps ensures that you stay ahead of the curve in technological advancements. What You’ll Be Doing: * Perform interconnect assessments using the latest modeling techniques to predict channel data rates and signal margins. * Assess strategies for system performance optimization, including signal margins, power, and FFE, DFE, and CTLE equalization techniques. * Assess power delivery systems to optimize power integrity for supply stability and jitter minimization. * Document findings in reports and design guidelines. * Communicate results and insights to design teams to improve PHY design. * Communicate results and recommendation s to customers to enable them to optimize their system performance. * Interact with design teams and customers to refine and apply signal and power analysis methods to refine strategies and address problems. * Understand Synopsys’ DDR and HBM PHY roadmap and create strategies for improved performance. * Track industry developments through activities at standards committees and through memory vendor roadmaps. What You’ll Need: * Proven understanding of high-speed interface signaling operation, such as s-parameters, channel loss, crosstalk, equalization techniques, jitter, and power delivery modeling. * Well-versed in signal and power delivery analysis methods, including eye diagram construction through statistical modeling, return loss, impedance matching, and resonant system analysis. * Ability to use HFSS and Ansys tools, HSPICE, Raptor, and ADS. * Skilled in generating and communicating results, findings, conclusions, and recommendation s within a design team and to external customers. * Knowledgeable in board-level construction and on-chip IO design operation. The Impact You Will Have: * Enhance the performance and reliability of high-speed interface designs. * Drive improvements in system performance optimization techniques, contributing to lower power consumption and higher data rates. * Optimize power delivery systems, ensuring supply stability and minimized jitter. * Provide critical insights and recommendation s that will shape the design and development of PHY components. * Enable customers to achieve optimal system performance through your expert guidance. * Contribute to the advancement of SIPI methodologies and their adoption by customers. * Help refine strategies to address signal and power integrity challenges in cutting-edge technologies. * Influence the direction of Synopsys’ DDR and HBM PHY roadmap. * Stay at the forefront of industry developments, ensuring Synopsys remains a leader in technological innovation. Who You Are: * A team player able to communicate clearly and efficiently. * Ability to independently lead issues to full closure. The Team You’ll Be A Part Of: The R&D circuits team is tasked with providing SIPI solutions for the future DDR/HBM topologies and protocols, identifying key enablers, and providing support to early adopters or critical customers. We are also responsible for SIPI methodologies to be adopted by the customers and interconnect budgeting. #LI-NK4 ...Less Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com . Apply Email LinkedIn X Facebook Benefits At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves. Visit Benefits Page Health & Wellness Comprehensive medical and healthcare plans that work for you and your family. Time Away In addition to company holidays, we have ETO and FTO Programs. Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. Retirement Plans Save for your future with our retirement plans that vary by region and country. Compensation Competitive salaries. ** Benefits vary by country and region - check with your recruiter to confirm Get an idea of what your daily routine around the office can be like Explore Nepean View Map Hiring Journey at Synopsys Apply When you apply to join us, your resume, skills, and experience are first reviewed for consideration. Phone Screen Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have. Interview Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys! BROWSE JOBS Find the open role that’s right for you Hardware Security Analyst - Semiconductor IP Bengaluru, India Verification Design Engineer Boxborough, Massachusetts Senior Technical Product Engineer - Implementation S