Senior Technical Lead Post Silicon Validation

Job description

We are looking for a Silicon Interposer Design Engineer to drive the physical design, layout, and technology development of silicon interposers used in next-generation 2.5D and 3D heterogeneous integration platforms. You will own the interposer design from architecture definition through tapeout, working at the intersection of semiconductor process technology, package integration, and system-level performance optimization. Key Responsibilities Lead the physical design and layout of silicon interposers for multi-chiplet integration (compute, HBM, I/O, networking dies) ● Define interposer architecture including die placement, bump map assignment, RDL routing strategy, TSV farm layout, and power/ground distribution ● Develop and optimize RDL (Redistribution Layer) routing for high-density die-to-die interconnects, ensuring compliance with electrical, thermal, and mechanical constraints ● Design TSV (Through-Silicon Via) arrays and transitions — including TSV placement, keep-out zones, stress-aware floorplanning, and landing pad optimization ● Collaborate with SI/PI engineers to meet signal integrity and power delivery targets across the interposer ● Define and validate interposer stackup (metal layers, dielectric thickness, TSV dimensions) in coordination with foundry process capabilities ● Perform DRC/LVS verification and ensure design compliance with foundry design rules (TSMC CoWoS, UMC, GlobalFoundries, etc.) ● Work with EDA tool flows for interposer-specific design (custom routing, via pillar arrays, micro-bump pitch optimization) ● Co-optimize interposer design with package substrate and PCB teams for seamless chip-package-board integration ● Support thermal-mechanical analysis by providing accurate layout data for warpage, stress, and reliability simulations ● Interface with foundry partners for technology selection, design rule clarification, and tapeout execution ● Drive DFM/DFT strategies to improve yield and testability of interposer-based products ● Support silicon bring-up, debug, and failure analysis of interposer-related issues Skill Requirements 5+ years of experience in silicon interposer design, advanced packaging physical design, or semiconductor back-end-of-line (BEOL) design ● Strong proficiency with physical design and layout tools: ○ Layout & Routing: Cadence Virtuoso, Cadence APD (Advanced Package Designer), Synopsys IC Compiler II, Siemens Calibre ○ Verification: Cadence PVS, Mentor Calibre (DRC/LVS/ERC) ○ Parasitic Extraction: StarRC, QRC, Calibre xRC ● Deep understanding of silicon interposer process technology: ○ RDL metallization (Cu damascene, semi-additive process) ○ TSV fabrication (via-first, via-middle, via-last) ○ Micro-bump and C4 bump technology ○ Wafer thinning and backside processing ● Experience with high-density routing at fine pitch ( Other Requirements Technical Environment Domain Tools & Technologies Physical Design & Layout Cadence Virtuoso, APD, Allegro SiP, Synopsys IC Compiler II Verification (DRC/LVS) Parasitic Extraction EM/Electrical Analysis Thermo-Mechanical Scripting & Automation Foundry Platforms Interconnect Standards Cadence PVS, Siemens Calibre, IC Validator StarRC, QRC, Calibre xRC Ansys HFSS, Cadence Clarity, Sigrity Ansys Mechanical, Ansys Icepak, COMSOL Multiphysics Python, Tcl, Cadence SKILL, Perl TSMC CoWoS (S/R/L), UMC, GlobalFoundries, Samsung I-Cube UCIe, HBM3/3E PHY, PCIe Gen5/6, high-speed SerDes Preferred Qualifications ● Direct experience with TSMC CoWoS (CoWoS-S, CoWoS-R, CoWoS-L), Intel EMIB, or similar 2.5D interposer platforms ● Experience designing interposers for HBM integration (HBM2E/HBM3/HBM3E PHY-to-interposer routing) ● Knowledge of hybrid bonding and direct Cu-Cu interconnect technology for next-generation interposers ● Familiarity with chiplet standards (UCIe, BoW) and their physical implementation on interposers ● Experience with organic interposer or glass-core interposer alternatives ● Understanding of thermo-mechanical simulation tools (Ansys Mechanical, COMSOL) for warpage and stress analysis ● Exposure to photonics integration on silicon interposers (co-packaged optics) ● Track record of successful tapeouts with major foundries ● Publications or patents in advanced packaging or interposer technology Apply now Information at a Glance Why HCLTech? At HCLTech, you'll supercharge your potential. You'll find your career. And you'll find your spark. All at a place that knows that helping its customers stay on top starts by putting its people first. HCLTech is a global technology company, home to more than 230,000 people across 60 countries, delivering industry-leading capabilities centered around digital, engineering, cloud and AI, powered by a broad portfolio of technology services and products. We work with clients across all major verticals, providing industry solutions for Financial Services, Manufacturing, Life Sciences and Healthcare, Technology and Services, Telecom and Media, Retail and CPG, and Public Services. Consolidated revenues as of 12 months ending September 2026 totaled $14.8 billion. Disclaimer Privacy Statement Terms of use Sitemap Raise a Grievance We use cookies on our site. Please read more about cookies policy here. Opens in a new tab. Opens in a new tab. Opens in a new tab. Opens in a new tab. Opens in a new tab. Opens in a new tab. Copyright © 2026 HCL Technologies Limited Cookie Consent Manager When you visit any website, it may store or retrieve information on your browser, mostly in the form of cookies. Because we respect your right to privacy, you can choose not to allow some types of cookies. However, blocking some types of cookies may impact your experience of the site and the services we are able to offer. Required Cookies These cookies are required to use this website and can't be turned off. Required Cookies Required Cookies Provider Description Enabled SAP as service provider We use the following session cookies, which are all required to enable the website to function: "route" is used for session stickiness "careerSiteCompanyId" is used to send the request to the correct data center "JSESSIONID" is placed on the visitor's device during the session so the server can identify the visitor "Load balancer cookie" (actual cookie name may vary) prevents a visitor from bouncing from one instance to another Cookies from provider SAPasserviceprovider are required and cannot be turned off Functional Cookies These cookies provide a better customer experience on this site, such as by remembering your login details, optimizing video performance, or providing us with information about how our site is used. You may freely choose to accept or decline these cookies at any time. Note that certain functionalities that these third-parties make available may be impacted if you do not accept these cookies. Consent to all Functional Cookies Functional Cookies Provider Description Enabled Vimeo Vimeo is a video hosting, sharing, and services platform focused on the delivery of video. Opting out of Vimeo cookies will disable your ability to watch or interact with Vimeo videos. Cookie Policy Privacy Policy Terms and Conditions Consent to cookies from provider Vimeo YouTube YouTube is a video-sharing service where users can create their own profile, upload videos, watch, like, and comment on videos. Opting out of YouTube cookies will disable your ability to watch or interact with YouTube videos. Cookie Policy Privacy Policy Terms and Conditions Consent to cookies from provider YouTube Advertising Cookies These cookies serve ads that are relevant to your interests. You may freely choose to accept or decline these cookies at any time. Note that certain functionality that these third parties make available may be impacted if you do not accept these cookies. Consent to all Advertising Cookies Advertising Cookies Provider Description Enabled Google Analytics Google Analytics is a web analytics service offered by Google that tracks and reports website traffic. Cookie